

## Medium Power Amplifier AVA-6183MPS-D+

 $50\Omega$  6 to 18 GHz Self Biased


#### THE BIG DEAL

- High Saturated Output Power, Typ. +28.4 dBm
- High Gain, Typ. 20.9 dB
- Single Supply Voltage +6 V at 663 mA

## **APPLICATIONS**

- 5G MIMO and Backhaul Radio
- · Radar, EW, and ECM Defense Systems
- Satellite Communication
- Test and Measurement Equipment

#### **FUNCTIONAL DIAGRAM**



SEE ORDERING INFORMATION ON THE LAST PAGE

#### **PRODUCT OVERVIEW**

Mini-Circuits' AVA-6183MPS-D+ is a wideband, medium power MMIC amplifier fabricated on a GaAs pHEMT process with high output power and broadband gain. Operating from 6 to 18 GHz, this amplifier features typical +26.9 dBm P1dB, +28.4 dBm  $P_{SAT}$ , and 20.9 dB gain while operating from a single +6 V power supply. The AVA-6183MPS-D+ is a two-stage, balanced amplifier that is internally matched to  $50\Omega$  and that measures only 2.81x3.2 mm. These characteristics make it the ideal driver amplifier for a wide range of applications including backhaul radio, radar and satellite communications.

#### **KEY FEATURES**

Feature	Advantages
Self Biased	Simplifies circuit design by eliminating the need for external biasing components, reducing PCB footprint and lowering the cost of integration.
High Gain, Typ. 20.9 dB	The MMIC amplifier's high gain enables fewer system components in receiver signal chains.
High Saturated Output Power, Typ. +28.4 dBm	High saturated output power and high gain make this amplifier ideal as a driver amplifier in 5G MIMO, backhaul radio, satellite communication, and EW applications.
Unpackaged Die	Suitable for chip and wire hybrid assemblies.

REV. OR ECO-025280 AVA-6183MPS-D+ MCL NY 250421





## Medium Power Amplifier AVA-6183MPS-D+

 $50\Omega$  6 to 18 GHz Self Biased

## ELECTRICAL SPECIFICATIONS $^1$ AT +25°C, $V_{DD}$ = +6 V, AND $Z_{O}$ = 50 $\Omega$ UNLESS NOTED OTHERWISE

Parameter	Condition (GHz)	Min.	Тур.	Max.	Units
requency Range		6		18	GHz
	6		21.7		
	9		21.4		
Gain	12		20.9		dB
	15		20.6		
	18		23.2		
	6		16		
	9		17		
put Return Loss	12		14		dB
	15		20		
	18		18		
	6		18		
	9		16		
utput Return Loss	12		19		dB
	15		20		
	18		20		
olation	6-18		57.2		dB
	6		+25.7		
	9		+27.6		
utput Power at 1 dB Compression (P1dB)	12		+26.9		dBm
	15		+27.1		
	18		+27.5		
	6		+28.3		
	9		+29.2		
utput Power at Saturation (P <sub>SAT</sub> ) <sup>2</sup>	12		+28.4		dBm
	15		+28.4		
	18		+28.6		
	6		+33.9		
	9		+33.4		
utput Third-Order Intercept (OIP3) $P_{\text{OUT}}$ = +12 dBm/Tone)	12		+33.3		dBm
501 == 65.1.% · 61.67	15		+33.2		
	18		+32.2		
	6		9.4		
	9		6.8		
oise Figure	12		5.8		dB
	15		5.3		
	18		5.5		
evice Operating Voltage (V <sub>DD</sub> ) <sup>3,4</sup>		+5	+6	+7	V
evice Operating Current (I <sub>DD</sub> ) <sup>5,6</sup>			663		mA
evice Current Variation vs. Temperature <sup>7</sup>			-0.325		mA/°C
evice Current Variation vs. Voltage <sup>8</sup>			+10.3		μA/mV

<sup>1.</sup> Tested on Mini-Circuits Die Characterization Test Board. See Figure 3. Loss de-embedded to the RF input and output wire bonds of the device.

<sup>2.</sup> Defined as output power at which change is 0.1 dB per 1 dB change in input power

<sup>3.</sup>  $V_{DD} = V_{D1} = V_{D2}$ 

<sup>4.</sup> Voltage must be applied to all  $V_{D1}$  and  $V_{D2}$  pins for standard operation.

<sup>5.</sup> Current at  $P_{\text{IN}}$  = -25 dBm. Increases to 810 mA at  $P_{\text{SAT}}$ .

 $<sup>6.</sup> I_{DD} = I_{D1} + I_{D2}$ 

<sup>7. (</sup>Current at +85°C - Current at -55°C)/(+85°C - -55°C)

<sup>8. (</sup>Current at +7 V - Current at +5 V)/(+7 V - +5 V)





# Medium Power Amplifier AVA-6183MPS-D+


50Ω 6 to 18 GHz Self Biased


#### **TYPICAL PERFORMANCE GRAPHS**


Note: All data taken at V<sub>DD</sub> = +6 V. For over voltage and temperature data, see AVA-6183MPS+.


















# Medium Power Amplifier AVA-6183MPS-D+

 $50\Omega$  6 to 18 GHz Self Biased

### **TYPICAL PERFORMANCE GRAPHS**

Note: All data taken at  $V_{DD}$  = +6 V. For over voltage and temperature data, see AVA-6183MPS+.









## Medium Power Amplifier AVA-6183MPS-D+

50Ω 6 to 18 GHz Self Biased

### **TYPICAL PERFORMANCE GRAPHS**

Note: All data taken in this section represents the die attached in a 5x5 mm 32-Lead QFN-style package and measured on Mini-Circuits Characterization Test Board TB-AVA6183MPSC+. Data was taken at  $V_{DD}$  = +6 V.







## Medium Power Amplifier AVA-6183MPS-D+

 $50\Omega$  6 to 18 GHz Self Biased

#### ABSOLUTE MAXIMUM RATINGS<sup>9</sup>

Parameter	Ratings
Operating Temperature <sup>10</sup>	-55°C to +85°C
Storage Temperature <sup>11</sup>	-65°C to +150°C
Total Power Dissipation	4.8 W
Junction Temperature <sup>12</sup>	+175°C
Input Power (CW), V <sub>DD</sub> <sup>13</sup> = +6 V	+26 dBm
DC Voltage on RF-OUT	+10 V
DC Voltage on RF-IN	+10 V
DC Drain Voltage on V <sub>DD</sub>	+10 V
DC Drain Current I <sub>DD</sub> <sup>14</sup>	900 mA

<sup>9.</sup> Permanent damage may occur if any of these limits are exceeded. Maximum ratings are not intended for continuous normal operation.

## THERMAL RESISTANCE

Parameter	Ratings	
Thermal Resistance (⊕ <sub>JC</sub> ) <sup>15</sup>	18.6 °C/W	

<sup>15.</sup>  $\Theta_{JC}$  = (Hot Spot Temperature on Die - Temperature at Ground Lead)/Dissipated Power

## ESD RATING<sup>16</sup>

	Class	Voltage Range	Reference Standard
HBM	1A	250 V < 500 V	ANSI/ESDA/JEDEC JS-001-2023
CDM	C3	> 1000 V	ANSI/ESDA/JEDEC JS-002-2022

16. ESD measured in 5 x 5 mm 32-Lead QFN-style package.



ESD HANDLING PRECAUTION: This device is designed to be Class 1A for HBM. Static charges may easily produce potentials higher than this with improper handling and can discharge into DUT and damage it. As a preventive measure Industry standard ESD handling precautions should be used at all times to protect the device from ESD damage.

<sup>10.</sup> Bottom of die.

<sup>11.</sup> For die shipped in Gel-Pak see ENV-80 (limited by packaging).

<sup>12.</sup> Hot spot temperature on top of die.

<sup>13.</sup>  $V_{DD} = V_{D1} = V_{D2}$ 

<sup>14.</sup>  $I_{DD} = I_{D1} = I_{D2}$ 



# Medium Power Amplifier AVA-6183MPS-D+

 $50\Omega$  6 to 18 GHz Self Biased

#### **FUNCTIONAL DIAGRAM**




Figure 1. AVA-6183MPS-D+ Functional Diagram

#### PAD DESCRIPTION

/				
Function	Pad Number	Description (Refer to Figure 3)		
RF-IN	1	RF-IN pad connects to RF-Input port.		
RF-OUT	2	RF-OUT pad connects to RF-Output port.		
V <sub>D1</sub>	3,4	DC Input pads connects to voltage input ports, V <sub>D1</sub> .		
V <sub>D2</sub>	5,6	DC Input pads connects to voltage input ports, $V_{D2}$ .		
GND	7-10, & Bottom of Die	Connected to die backside through vias. Bond wires to ground are optional.		

### **DIE OUTLINE: INCHES [mm], TYPICAL**




Figure 2. AVA-6183MPS-D+ Die Outline

### **DIMENSIONS: INCHES [mm], TYPICAL**


Die Size	0.1259 x 0.1108 [3.200 x 2.816]
Die Thickness	0.0040 [0.100]
Bond Pad Size	
Pad 1-2, 7-10	0.0037 x 0.0037 [0.096 x 0.096]
Pad 3-6	0.0077 x 0.0057 [0.196 x 0.146]
Plating (Pads & Bottom of Die)	Gold



## Medium Power Amplifier AVA-6183MPS-D+

 $50\Omega$  6 to 18 GHz Self Biased

#### **CHARACTERIZATION BOARD**



#### **Electrical Parameters and Conditions**

Gain, Return Loss, Output Power at 1 dB Compression (P1dB), Output Power at Saturation ( $P_{SAT}$ ), Output IP3 (OIP3), and Noise Figure measured using N52425A PNA-X Microwave Network Analyzer.

#### Conditions:

- 1. Gain and Return Loss: P<sub>IN</sub> = -25 dBm
- 2. Output IP3 (OIP3): Two tones, spaced 1 MHz apart, +12 dBm/tone at output.

#### Power ON/Power OFF Sequence:

AVA-6183MPS-D+ is not sensitive to power ON/OFF sequence.  $V_{\rm D1}$  and  $V_{\rm D2}$  can be applied in any order. All voltage lines may be tied together and applied simultaneously.

Figure 3. AVA-6183MPS-D+ Characterization and Application Circuit

Component	Value	Size	Part Number	Manufacturer
C3, C6, C7, C10	100 pF	0.022 x 0.022 in	MA4M3100	MACOM
C2, C5, C8, C11	0.01 μF	0402	04025C103KAT2A	AVX
C1, C4, C9, C12	1 μF	0402	GRM155R61H105KE05D	Murata



## Medium Power Amplifier AVA-6183MPS-D+

 $50\Omega$  6 to 18 GHz Self Biased

#### ASSEMBLY DIAGRAM




Figure 4. AVA-6183MPS-D+ Assembly Diagram

- · Bond wire diameter: 1 mil
- Bond wire lengths from die pad to PCB at RF-IN & RF-OUT: 11 mil ± 2 mils
- Bond wire length from die pads to capacitors near V<sub>D1</sub>: 66 mil ± 2 mils
- Bond wire length from die pads to capacitors near V<sub>D2</sub>: 76 mil ± 2 mils
- Typical gap from die edge to PCB edge: 3 mils
- PCB thickness and material: 8 mils RO4003C (Thickness: 1 oz copper on each side)

#### **ASSEMBLY AND HANDLING PROCEDURE**

Storage
 Die should be stored in a dry nitrogen purged desiccators or equivalent.

2.

ESD

MMIC pHEMT amplifier die are susceptible to electrostatic and mechanical damage. Die are supplied in anti-static protected material, which should be opened only in clean room conditions at an appropriately grounded anti-static workstation.

Die Handling and Attachment

Devices require careful handling using tools appropriate for manipulating semiconductor chips. It is recommended to handle the chips along the edges with a custom designed collet. The surface of the chips have exposed air bridges and should not be touched with a vacuum collet, tweezers or fingers. The die mounting surface must be clean and flat. Using conductive silver-filled epoxy, apply sufficient adhesive to meet the required bond line thickness, fillet height and coverage around the total periphery of the device. The recommended epoxy is Atrox 800HT5 or equivalent. Parts should be cured in a nitrogen-filled atmosphere per manufacturer's recommended cure profile.

4. Wire Bonding

Openings in the surface passivation above the gold bond pads are provided to allow wire bonding to the die. Thermosonic bonding is recommended with minimized ultrasonic content. Bond force, time, ultrasonic power and temperature are all critical parameters. The suggested interconnect is pure gold, 1 mil diameter wire. Bonds are recommended to be made from the bond pads on the die to the package or substrate. All bond wire length and bond wire height should be kept as short as possible, unless specified by design, to minimize performance degradation due to undesirable series inductance.



# Medium Power Amplifier AVA-6183MPS-D+

 $50\Omega$  6 to 18 GHz Self Biased

## ADDITIONAL DETAILED TECHNICAL INFORMATION IS AVAILABLE ON OUR DASHBOARD. CLICK HER

	Data		
Performance Data & Graphs	Graphs		
	S-Parameter (S2P Files) Data Set (.zip file)		
Case Style	Die		
RoHS Status	Compliant		
	Quantity, Package	Model No.	
Die Ordering and Packaging Information	Gel - Pak: 5,10,50 KGD*       AVA-6183MPS-DG+         Medium¹, Partial wafer: KGD*<288		
	<sup>†</sup> Available upon request contact sales representative. Refer to AN-60-067		
Die Marking	EL-AMP-25_3		
Environmental Ratings	ENV80		

<sup>\*</sup>Known Good Die ("KGD") means that the die in question have been subjected to Mini-Circuits DC test performance criteria and measurement instructions and that the parametric data of such die fall within a predefined range. While DC testing is not definitive, it does provide a high degree of confidence that die are capable of meeting typical RF electrical parameters specified by Mini-Circuits.

#### NOTES

- A. Performance and quality attributes and conditions not expressly stated in this specification document are intended to be excluded and do not form a part of this specification document.
- B. Electrical specifications and performance data contained in this specification document are based on Mini-Circuits' applicable established test performance criteria and measurement instructions.
- C. The parts covered by this specification document are subject to Mini-Circuits' standard limited warranty and terms and conditions (collectively, "Standard Terms"); Purchasers of this part are entitled to the rights and benefits contained there in. For a full statement of the Standard Terms and the exclusive rights and remedies thereunder, please visit Mini-Circuits' website at www.minicircuits.com/MCLStore/terms.jsp
- D. Mini-Circuits does not warrant the accuracy or completeness of the information, text, graphics and other items contained within this document and same are provided as an accommodation and on an As is basis, with all faults.
- E. Purchasers of this part are solely responsible for proper storing, handling, assembly and processing of known good die (KGD) (including, without limitation, proper ESD preventative measures, die preparation, die attach, wire bonding and related assembly and test activities), and Mini-Circuits assumes no responsibility therefor or for environmental effects on KGD.
- F. Mini-Circuits and the Mini-Circuits logo are registered trademarks of Scientific Components Corporation d/b/a Mini-Circuits. All other third-party trademarks are the property of their respective owners. A reference to any third- party trademark does not constitute or imply any endorsement, affiliation, sponsorship, or recommendation by any such third-party of Mini-Circuits or its products.

