Engineering Development Model

Frequency Synthesizer

DSN-EDR10553

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: KL1294

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	3700		4300	MHz		
Step size		10000		kHz		
Settling Time Within ±1kHz		180_		μsec		
Output Power	+4	+8	+12	₫₿m		
Phase Noise at 100 Hz at 1 kHz	offset	-87 -94	N.	dBc/Hz dBc/Hz		
at 10 KHz at 100 KHz at 1000 kHz	offset	-94 -104 -135	-130	dBc/Hz dBc/Hz dBc/Hz		
Integrated SSB Phase Noise		-44		dBc		
Reference Spurious Suppression		-96		dBc		
Comparison Spurious Suppression		-101		dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Harmonic Suppression		-36		dBc		
Supply voltage VCO PLL	* 0	10 14		V V		
Supply current VCO PLL	3, 711,	47 27	55 35	V V		
Reference in Amplitude (External) Impedance	. 40	960 1 100		MHz Vp-p kΩ		
Ph. N @ 1kHz		-145		dBc/Hz		
Input Logic Logic Logic Logic Low	2.64		3.3 0.66	V		
Digital Lock Locked Detect Unlocked	2.9		3.3 0.4	V		
Frequency Synthesizer PLL		ADF4113				

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	11V			
PLL Supply Voltage	15V			
Reference Frequency voltage	5.8Vp-p			
Data, Clock & LE levels	3.6V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	3	CLOCK	10		
VCC VCO	5	DATA	11		
VCC PLL	1	LATCH ENABLE	12		
REF IN	7	GROUND	2,4,6,8,13,14		
LOCK DETECT	9				