Engineering Development Model

Frequency Synthesizer

DSN-EDR8717

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: KL942

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +70°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	900		2000	MHz		
Step size		250		kHz		
Settling Time Within ±1kHz		3		msec		
Output Power	-7	-2	+2	dBm		
Phase Noise at 100 Hz off at 1 kHz off at 10 KHz off	set set	-83 -87 -82		dBc/Hz dBc/Hz dBc/Hz		
at 100 KHz off at 1000 kHz off		-109 -140		dBc/Hz dBc/Hz		
Integrated SSB Phase Noise	140	-40		dBc		
Reference Spurious Suppression		-99		dBc		
Comparison Spurious Suppression		-116		dBc		
Non-Harm. Spurious Suppression 🔶	A 5	-90		dBc		
Harmonic Suppression		-25		dBc		
Supply voltage VCO PLL		10 19		V V		
Supply current VCO PLL		50 16	59 25	mA mA		
Reference in Amplitude (External) Impedance Ph. N @ 1kHz		10 1 100 -145		MHz Vp-p kΩ dBc/Hz		
Input Logic Logic high Levels Logic Low	2.4		3 0.6	V		
Digital Lock Locked Detect Unlocked	2.6		3 0.4	V		
Frequency Synthesizer PLL		ADF4113				

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	11V			
PLL Supply Voltage	20V			
Reference Frequency voltage	5.8Vp-p			
Data, Clock & LE levels	3.3V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	5	CLOCK	11		
VCC VCO	16	DATA	9		
VCC PLL	18	LATCH ENABLE	12		
REF IN	14	GROUND	1-4,6,8,10,13		
LOCK DETECT	7	GROOND	15,17,19-22		