Engineering Development Model

Frequency Synthesizer

DSN-EDR9496/3MP

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: KL942

ELECTRICAL SPECIFICATIONS 50Ω, over -29°C to +60°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	56.25		99.9938	MHz		
Step size		6.25		kHz		
Settling Time Within ±1kHz		150		msec		
Output Power	-7	+5	+10	dBm		
at 1	0 Hz offset kHz offset KHz offset	41 -66 -85	N. C.	dBc/Hz dBc/Hz dBc/Hz		
at 100 at 1000	KHz offset kHz offset	-102 -118	100	dBc/Hz dBc/Hz		
Integrated SSB Phase Noise		-37		dBc		
Reference Spurious Suppression		-69		dBc		
Comparison Spurious Suppression		-99		dBc		
Non-Harm. Spurious Suppression	*	-90	•	dBc		
Harmonic Suppression		-40		dBc		
Supply voltage VCC	A	5 17		V V		
Supply current PLL		6	32 21	V V		
Reference In Amplit (External) Impeda Ph. N @	ude ince 1kHz	52 1 100 -145		MHz Vp-p kΩ dBc/Hz		
Input Logic Logic Logic L	_ow		3.3 0.66	V		
Digital Lock Lock Detect Unlock			3.3 0.4	V		
Frequency Synthesizer PLL		LMX2306				

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	18V			
Reference Frequency voltage	5.8Vp-p			
Data, Clock & LE levels	3.6V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	5	CLOCK	11		
VCC VCO	16	DATA	9		
VCC PLL	18	LATCH ENABLE	7		
REF IN	14	GROUND	1,2,3,4,6,8,10,13,15,		
LOCK DETECT	7	GROOND	17,19,20,21,22		