Engineering Development Model

Frequency Synthesizer

KSN-EDR10245SA

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: DK1042

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	5200		5200	MHz		
Step size	A 2/	10000		kHz		
Settling Time Within ±1kHz		340		μsec		
Output Power	-7	-4	0	₽Bm		
Phase Noise						
at 100 Hz	offset	-85		dBc/Hz		
at 1 kHz	offset	-90	-85	dBc/Hz		
at 10 KHz	offset	-94	-88	dBc/Hz		
at 100 KHz	offset	-103	-99	dBc/Hz		
at 1000 kHz	offset	-128	-122	dBc/Hz		
Integrated SSB Phase Noise		-44		dBc		
Reference Spurious Suppression		-95		dBc		
Comparison Spurious Suppression		-88		dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Harmonic Suppression		-26		dBc		
Supply voltage VCO		5		V		
PLL		3.3		V		
Supply current VCO		47	55	mA		
PLL		17	25	mA		
Frequency	10	20		MHz		
Reference In Amplitude		1		Vp-p		
(External) Impedance		100		kΩ		
Ph. N @ 1kHz		-145		dBc/Hz		
Input Logic Logic high	1.4		3.3	V		
Levels Logic Low			0.6	,		
Digital Lock Locked	2.9		3.3	V		
Detect Unlocked			0.4	, ,		
Frequency Synthesizer PLL		ADF410	06			

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	4.3V			
Reference Frequency voltage	3.6Vp-p			
Data, Clock & LE levels	3.6V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS				
RF OUT	7	CLOCK	10	
VCC VCO	5	DATA	11	
VCC PLL	1	LATCH ENABLE	12	
REF IN	3	GROUND	2,4,6,8,13,14	
LOCK DETECT	9			