Engineering Development Model

Frequency Synthesizer

KSN-EDR10427

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: DK1042

ELECTRICAL SPECIFICATIONS 50Ω, over -40°C to +85°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	1930		2020	MHz		
Step size		100		kHz		
Settling Time Within ±1kHz		2		msec		
Output Power	-2	+2	+6	dBm		
Phase Noise at 100 Hz at 1 kHz at 10 KHz	offset	-75 -73 -88	-67 -82	dBc/Hz dBc/Hz dBc/Hz		
at 100 KHz at 1000 kHz		-122 -147	-142	dBc/Hz dBc/Hz		
Integrated SSB Phase Noise		-62	V	dBc		
Reference Spurious Suppression	•	-102		dBc		
Comparison Spurious Suppression		-115		dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Supply voltage VCO PLL		-52 5 5		dBc V V		
Supply current VCO PLL	, , ,	31 8	39 17	V V		
Frequency Reference In Amplitude (External) impedance Ph. N @ 1kH	A 3 X	10 1 100 -145		MHz Vp-p kΩ dBc/Hz		
Input Logic Logic high Levels Logic Low			5 1	V		
Digital Lock Locked Detect Unlocked	4.6		5 0.4	V		
Frequency Synthesizer PLL ADF4118						

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	6V			
Reference Frequency voltage	5.8Vp-p			
Data, Clock & LE levels	5.3V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	7	CLOCK	10		
VCC VCO	5	DATA	11		
VCC PLL	1	LATCH ENABLE	12		
REF IN	3	GROUND	2,4,6,8,13,14		
LOCK DETECT	9				