Engineering Development Model

Frequency Synthesizer

KSN-EDR10453ME

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: DK1042

ELECTRICAL SPECIFICATIONS 50Ω, over -20°C to +80°C						
Parameter		Min.	Тур.	Max.	Units	
Frequency		1870		1885	MHz	
Step size			200		kHz	
Settling Time Within ±50Hz			1		msec	
Output Power		0	+4	+8	dBm	
Phase Noise	at 100 Hz offset at 1 kHz offset		-86 -85		dBc/Hz dBc/Hz	
	at 10 KHz offset at 100 KHz offset it 1000 kHz offset		-91 -121 -143	-85 -115 -137	dBc/Hz dBc/Hz dBc/Hz	
Integrated SSB Phase Noise			-43		dBc	
Reference Spurious Suppression			-97		dBc	
Comparison Spurious Suppression			-116		dBc	
Non-Harm. Spurious Suppression			-90		dBc	
Harmonic Suppression			-49		dBc	
Supply voltage	VCO PLL		5 3.3		V V	
Supply current	VCO PLL		10	35 19	V V	
Reference In (External)	Frequency Amplitude mpedance 1. N @ 1kHz		26 1 100 -145		MHz Vp-p kΩ dBc/Hz	
Input Logic Levels	Logic high Logic Low	1.4		3.3 0.6	V	
	Locked Unlocked	2.9		3.3 0.4	V	
Frequency Synthesizer PLL		ADF4106				

ABSOLUTE MAXIMUM RATINGS					
Operating Temperature	-45°C to 85°C				
Storage Temperature	-55°C to 100°C				
VCO Supply Voltage	6V				
PLL Supply Voltage	4.3V				
Reference Frequency voltage	3.6Vp-p				
Data, Clock & LE levels	3.6V				

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	7	CLOCK	10		
VCC VCO	5	DATA	11		
VCC PLL	1	LATCH ENABLE	12		
REF IN	3	GROUND	2,4,6,8,13,14		
LOCK DETECT	9				

A. Performance and quality attributes and conditions
B. Electrical specifications and performance data co
C. The parts covered by this specification document
to the rights and benefits contained therein. For a full s