Engineering Development Model

Frequency Synthesizer KSN-EDR10966

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability.
At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.

Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE : DK1042

ELECTRICAL SPECIFICATIONS 50Ω, over -55°C to +85°C					
Parameter		**Min.**	**Typ.**	**Max.**	**Units**
Frequency		297.1		297.1	MHz
Step size			100		kHz
Settling Time	**Within ±1kHz**		20		msec
Output Power		-6	-2	+1	dBm
Phase Noise					
	at 100 Hz offset		-90		dBc/Hz
	at 1 kHz offset		-94	-88	dBc/Hz
	at 10 KHz offset		-109	-104	dBc/Hz
	at 100 KHz offset		-134	-128	dBc/Hz
	at 1000 kHz offset		-152		dBc/Hz
Integrated SSB Phase Noise			-56		dBc
Reference Spurious Suppression			-100		dBc
Comparison Spurious Suppression			-99		dBc
Non-Harm. Spurious Suppression			-90		dBc
Harmonic Suppression			-33	-27	dBc
Supply voltage	**VCO**		5		V
	PLL		5		V
Supply current	**VCO**		36	44	V
	PLL		11	19	V
Reference In (External)	**Frequency**		100		MHz
	Amplitude		1		Vp-p
	Impedance		100		kΩ
	Ph. N @ 1kHz		-145		dBc/Hz
Input Logic Levels	**Logic high**	4		5	V
	Logic Low			1	
Digital Lock Detect	**Locked**	4.6		5	V
	Unlocked			0.4	

ABSOLUTE MAXIMUM RATINGS	
Operating Temperature	-55°C to 85°C
Storage Temperature	-55°C to 100°C
VCO Supply Voltage	6V
PLLSupply Voltage	6V
Reference Frequency voltage	5.8Vp-p
Data, Clock & LE levels	5.3V

Power On sequence: Vcc VCO followed by Vcc PLL
Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS			
RF OUT	7	**N.C**	10,11,12
VCC VCO	5	**GROUND**	2,4,6,8,13,14
VCC PLL	1		
REF IN	3		
LOCK DETECT	9		