## Engineering Development Model

## **Frequency Synthesizer**

## **KSN-EDR11094**

## **Important Note**

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

**CASE STYLE: DK1042** 

Parameter	ELECTRICAL SPECIFICATIONS 50Ω, over -40°C to +85°C							
Frequency   910   910   MHz	Parameter		Min.	Тур.	Max.	Units		
Settling Time   Within ±1kHz   28	Frequency		910		910	MHz		
Output Power	Step size			10000		kHz		
Phase Noise	Settling Time Wit	hin ±1kHz		28		msec		
at 100 Hz offset at 1 kHz offset at 10 kHz offset at 10 kHz offset at 10 kHz offset at 100 kHz offset at 1000 kH	Output Power		+4	+7	+11	dBm		
at 100 KHz offset at 1000 kHz offset         -119         -114         dBc/Hz dBc/Hz dBc/Hz           Integrated SSB Phase Noise         -61         dBc           Reference Spurious Suppression         -88         dBc           Comparison Spurious Suppression         -88         dBc           Non-Harm. Spurious Suppression         90         dBc           Harmonic Suppression         -44         -37         dBc           Supply voltage         VCO         5         V           Supply current         VCO         43         51         V           Reference In (External)         Impedance         100         MHz         Vp-p           (External)         Impedance         100         kΩ         dBc/Hz           Input Logic         Logic high         1.4         3.3         V           Levels         Logic Low         0.6         0.6         V           Digital Lock         Locked         2.9         3.3         V	Phase Noise		<b>.</b>			M 4		
At 1000 kHz offset		at 10 KHz offset		-110	-104	dBc/Hz		
Integrated SSB Phase Noise		at 100 KHz offset		-119	-114	dBc/Hz		
Reference Spurious Suppression   -88		at 1000 kHz offset		-152	-147	dBc/Hz		
Comparison Spurious Suppression   -88	Integrated SSB Phase Noise			-61		dBc		
Non-Harm. Spurious Suppression   -90	Reference Spurious Suppression					dBc		
Harmonic Suppression	Comparison Spurious Suppression			-88		dBc		
Supply voltage	Non-Harm. Spurious Suppression			90		dBc		
Supply voltage         PLL         3.3         V           Supply current         VCO PLL         43 10         51 18         V           Reference In (External)         Frequency Amplitude         1 1 100         MHz Vp-p kΩ           (External)         Impedance Ph. N @ 1kHz         100 100         kΩ           Binput Logic Logic high Levels         1.4 1.4         3.3 1.4         V           Levels         Logic Low         0.6         V           Digital Lock Locked Detect         2.9         3.3 1.4         V	Harmonic Suppression			-44	-37	dBc		
PLL   10   18   V	Supply voltage		04			•		
Reference In   Amplitude   1   100   kΩ	Supply current			43	<b>~</b> ·	-		
Levels Logic Low 0.6  Digital Lock Locked 2.9 3.3  Detect Unlocked 0.4		Amplitude Impedance	John.	1 100		Vp-p kΩ		
Detect Unlocked 0.4						V		
Frequency Synthesizer PLL ADF4106	_		2.9		0.4	V		
	Frequency Synthesizer F	PLL	ADF4106					

ABSOLUTE MAXIMUM RATINGS					
Operating Temperature	-45°C to 85°C				
Storage Temperature	-55°C to 100°C				
VCO Supply Voltage	6V				
PLL Supply Voltage	4.3V				
Reference Frequency voltage	3.6Vp-p				
Data, Clock & LE levels	3.6V				

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS						
RF OUT	7	CLOCK	10			
VCC VCO	5	DATA	11			
VCC PLL	1	LATCH ENABLE	12			
REF IN	3	GROUND	2,4,6,8,13,14			
LOCK DETECT	9					

150105

A. Performance and quality attributes and conditions
 B. Electrical specifications and performance data con
 C. The parts covered by this specification document is
 to the rights and benefits contained therein. For a full st