Engineering Development Model

Frequency Synthesizer KSN-EDR11095

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability.
At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.

Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE : DK1042

ELECTRICAL SPECIFICATIONS 50Ω, over -40°C to +85°C					
Parameter		**Min.**	**Typ.**	**Max.**	**Units**
Frequency		600		600	MHz
Settling Time	**Within ±1kHz**		27		msec
Output Power		+4	+8	+11	dBm
Phase Noise					
	at 100 Hz offset		-94		dBc/Hz
	at 1 kHz offset		-111	-105	dBc/Hz
	at 10 KHz offset		-114	-108	dBc/Hz
	at 100 KHz offset		-120	-115	dBc/Hz
	at 1000 kHz offset		-153	-148	dBc/Hz
Integrated SSB Phase Noise			-63		dBc
Comparison Spurious Suppression			-84		dBc
Non-Harm. Spurious Suppression			-90		dBc
Harmonic Suppression			-33	-28	dBc
Supply voltage	**VCO**		5		V
	PLL		3.3		V
Supply current	**VCO**		43	52	V
	PLL		10	18	V
Reference In (External)	**Frequency**		20		MHz
	Amplitude		1		Vp-p
	Impedance		100		kΩ
	Ph. N @ 1kHz		-145		dBc/Hz
Digital Lock Detect	**Locked**	2.9		3.3	V
	Unlocked			0.4	
Frequency Synthesizer PLL			Self-programmed (internal microcontroller)		

ABSOLUTE MAXIMUM RATINGS	
Operating Temperature	-45°C to 85°C
Storage Temperature	-55°C to 100°C
VCO Supply Voltage	6V
PLL Supply Voltage	4.3V
Reference Frequency voltage	3.6Vp-p
Data, Clock & LE levels	3.6V

PIN CONNECTIONS			
RF OUT	7	**N.C**	10,11,12
VCC VCO	5	**GROUND**	2,4,6,8,13,14
VCC PLL	1		
REF IN	3		
LOCK DETECT	9		