Engineering Development Model

Frequency Synthesizer KSN-EDR11123

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability.
At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.

Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE : DK1042

ELECTRICAL SPECIFICATIONS 50Ω, over -30°C to +85°C					
Parameter		**Min.**	**Typ.**	**Max.**	**Units**
Frequency		270		1220	MHz
Step size			100		kHz
Settling Time	**Within ±1kHz**		190		µsec
Output Power		-17	-13	-9	dBm
Phase Noise					
	at 100 Hz offset		-93		dBc/Hz
	at 1 kHz offset		-101		dBc/Hz
	at 10 KHz offset		-104		dBc/Hz
	at 100 KHz offset		-119		dBc/Hz
	at 1000 kHz offset		-146		dBc/Hz
Integrated SSB Phase Noise			-55		dBc
Reference Spurious Suppression			-99		dBc
Comparison Spurious Suppression			-88		dBc
0.5 Step size Spurious Suppression			-94		dBc
Non-Harm. Spurious Suppression			-90		dBc
Harmonic Suppression			-40		dBc
Supply voltage	**VCO & PLL**		3.3		V
Supply current	**VCO & PLL**		105	127	V
Reference In (External)	**Frequency**		10		MHz
	Amplitude		1		Vp-p
	Impedance		100		kΩ
	Ph. N @ 1kHz		-145		dBc/Hz
Input Logic Levels	**Logic high**	1.5			V
	Logic Low			0.6	
Digital Lock Detect	**Locked**	2.9		3.3	V
	Unlocked			0.4	
Frequency Synthesizer PLL		ADF4350			

ABSOLUTE MAXIMUM RATINGS	
Operating Temperature	-45°C to 85°C
Storage Temperature	-55°C to 100°C
Supply Voltage	4.3V
Reference Frequency voltage	3.9Vp-p
Data, Clock & LE levels	3.3V

PIN CONNECTIONS			
RF OUT	7	**CLOCK**	10
VCC	1,5	**DATA**	11
REF IN	3	**LATCH ENABLE**	12
LOCK DETECT	9	**GROUND**	2,4,6,8,13,14