Engineering Development Model

Frequency Synthesizer

KSN-EDR7338

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: DK1042

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	900		960	MHz		
Step size	400	100		kHz		
Settling Time Within ±1kHz		1.5		msec		
Output Power	0	+4	+8	dBm		
Phase Noise						
at 1 kHz offset		78		dBc/Hz		
at 10 KHz offset		-104		dBc/Hz		
at 100 KHz offset	t	-127		dBc/Hz		
at 1000 kHz offset	t d	-150		dBc/Hz		
Reference Spurious Suppression		-103		dBc		
Comparison Spurious Suppression		-120	. (7)	dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Harmonic Suppression		-21		dBc		
Supply voltage VCO		5		V		
PLL PLL		5		V		
Supply current VCO	4	18	26	V		
PLL PLL		8	16	V		
Frequency		8		MHz		
Reference In Amplitude	40	1		Vp-p		
(External) Impedance		100		kΩ		
Ph. N @ 1kHz		-145		dBc/Hz		
Input Logic Logic high	4		5	V		
Levels Logic Low			1	V		
Digital Lock Locked	4.6		5	V		
Detect Unlocked			0.4	V		
Frequency Synthesizer PLL		ADF4118				

ABSOLUTE MAXIMUM RATINGS					
Operating Temperature	-45°C to 85°C				
Storage Temperature	-55°C to 100°C				
VCO Supply Voltage	6V				
PLL Supply Voltage	6V				
Reference Frequency voltage	5.8Vp-p				
Data, Clock & LE levels	5.3V				

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	7	CLOCK	10		
VCC VCO	5	DATA	11		
VCC PLL	1	LATCH ENABLE	12		
REF IN	3	GROUND	2,4,6,8,13,14		
LOCK DETECT	9				