Engineering Development Model

Frequency Synthesizer

KSN-EDR7450/1

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: DK1042

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	1667		1747	MHz		
Step size		100		kHz		
Settling Time Within ±50Hz		2.5		msec		
Output Power	-2	+3	+6	dBm		
Phase Noise at 100 H		75		dBc/Hz		
at 1. KH at 10 KH at 100 KH		-75 -86 -121	-80	dBc/Hz dBc/Hz dBc/Hz		
at 1000 kH	z offset	-147		dBc/Hz		
Integrated SSB Phase Noise		-35		dBc		
Reference Spurious Suppression		-98		dBc		
Comparison Spurious Suppression		-119		dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Harmonic Suppression		-56		dBc		
Supply voltage VCO PLL	* 0	5		V V		
Supply current VCO PLL	C. VIII.	5	35 13	mA mA		
Reference In Amplitude (External) Impedance	e e	10 1 100		MHz Vp-p kΩ		
Ph. N @ 1k Input Logic Logic high		-145	5	dBc/Hz V		
Levels Logic Lov			1	V		
Digital Lock Locked Detect Unlocked	4.6		5 0.4	V		
Frequency Synthesizer PLL		LMX2326				

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	6V			
Reference Frequency voltage	5.8Vp-p			
Data, Clock & LE levels	5.3V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	3	CLOCK	10		
VCC VCO	5	DATA	11		
VCC PLL	1	LATCH ENABLE	12		
REF IN	7	GROUND	2,4,6,8,13,14		
LOCK DETECT	9				