Engineering Development Model

Frequency Synthesizer

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.





KSN-EDR8000/3

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter		Min.	Тур.	Max.	Units	
Frequency		2932		3127	MHz	
Step size			125		kHz	
Settling Time Witl	hin ±1kHz		4		msec	
Output Power		-1	+4	+8	dBm	
Phase Noise						
	at 100 Hz offset		-79		dBc/Hz	
	at 1 kHz offset		-89		dBc/Hz	
	at 10 KHz offset		-88		dBc/Hz	
	at 100 KHz offset		-119		dBc/Hz	
	at 1000 kHz offset		-144		dBc/Hz	
Reference Spurious Suppression			-9 5	W	dBc	
Comparison Spurious Suppression			-93		dBc	
0.5 Step size Spurious Suppression			-109		dBc	
Non-Harm. Spurious Suppression		A	-90		dBc	
Harmonic Suppression			-28		dBc	
Supply voltage	VCO		5		V	
Supply voitage	PLL PLL		3		V	
Supply current	VCO		35	43	mA	
Supply current	PLL	40	19	27	mA	
	Frequency		52		MHz	
Reference In	Amplitude		1		Vp-p	
(External)	Impedance		100		kΩ	
	Ph. N @ 1kHz	. 77	-145		dBc/Hz	
Input Logic	Logic high	1,4		3	V	
Levels	Logic Low			0.6	V	
Digital Lock	Locked	1.4		3	V	
Detect	Unlocked			0.4	v	
Frequency Synthesizer P	LL 7		ADF4153			

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	4V			
Reference Frequency voltage	3.6Vp-p			
Data, Clock & LE levels	3.3V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	3	CLOCK	10		
VCC VCO	5	DATA	11		
VCC PLL	1	LATCH ENABLE	12		
REF IN	7	GROUND	2,4,6,8,13,14		
LOCK DETECT	9				