Engineering Development Model

Frequency Synthesizer

KSN-EDR8034/2

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: DK801

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	1670		1860	MHz		
Step size		50		kHz		
Settling Time Within ±1kHz		5.5		msec		
Output Power	-4	0	+4	₫₿m		
Phase Noise at 100 Hz o at 1 kHz o		-83 -89		dBc/Hz dBc/Hz		
at 10 KHz o at 100 KHz o at 1000 kHz o	ffset ffset	-96 -124 -145	Ma	dBc/Hz dBc/Hz dBc/Hz		
Integrated SSB Phase Noise		-50		dBc		
Reference Spurious Suppression		-91		dBc		
Comparison Spurious Suppression		-94		dBc		
0.5 Step size Spurious Suppression	401	-100		dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Harmonic Suppression		-32	-23	dBc		
Supply voltage VCO PLL		3.3		V V		
Supply current VCO PLL	10	30 14	38 23	mA mA		
Frequency Reference In Amplitude		30 1		MHz Vp-p		
(External) Impedance Ph. N @ 1kHz	0, 0,	100 -145		kΩ dBc/Hz		
Input Logic Logic high Levels Logic Low	1.4		3.3 0.6	٧		
Digital Lock Locked Detect Unlocked	1.4		3.3 0.4	٧		
Frequency Synthesizer PLL ADF4153						

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	4.3V			
Reference Frequency voltage	3.6Vp-p			
Data, Clock & LE levels	3.6V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	3	CLOCK	10		
VCC VCO	5	DATA	11		
VCC PLL	1	LATCH ENABLE	12		
REF IN	7	GROUND	2,4,6,8,13,14		
LOCK DETECT	9				