Engineering Development Model

Frequency Synthesizer

KSN-EDR8050

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE : DK801

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C							
Parameter	Min.	Тур.	Max.	Units			
Frequency	639		645	MHz			
Step size		20		kHz			
Settling Time Within ±1kHz	1	5.5		msec			
Output Power	-4	0	+4	dBm			
Phase Noise at 100 Hz of at 1 kHz of at 10 KHz of at 100 KHz of	fset fset	-74 -79 -112 -138	-106 -133	dBc/Hz dBc/Hz dBc/Hz dBc/Hz			
at 1000 kHz of		-159	-153	dBc/Hz			
Integrated SSB Phase Noise		-42		dBc			
Reference Spurious Suppression		-102		dBc			
Comparison Spurious Suppression		-119		dBc			
Non-Harm. Spurious Suppression		-90		dBc			
Harmonic Suppression		-21		dBc			
Supply voltage VCO PLL		5		V V			
Supply current VCO PLL	10	12 4	21 12	mA mA			
Frequency Reference In Amplitude (External) Impedance Ph. N @ 1kHz		10 1 100 -145		MHz Vp-p kΩ dBc/Hz			
Input Logic Logic high Levels Logic Low	4		5 1	V			
Digital Lock Locked Detect Unlocked	4.6		5 0.4	V			
Frequency Synthesizer PLL ADF4118							

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	6V			
Reference Frequency voltage	5.8Vp-p			
Data, Clock & LE levels	5.3V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS				
RF OUT	7	CLOCK	10	
VCC VCO	5	DATA	11	
VCC PLL	1	LATCH ENABLE	12	
REF IN	3	GROUND	2,4,6,8,13,14	
LOCK DETECT	9			