Engineering Development Model

Frequency Synthesizer KSN-EDR8380

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability.
At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.

Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE : DK801

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C				
Parameter	**Min.**	**Typ.**	**Max.**	**Units**
Frequency	550		600	MHz
Step size		20		kHz
Settling Time Within ±1kHz		13		msec
Output Power	-4	0	+4	dBm
Phase Noise				
at 100 Hz offset		-69		dBc/Hz
at 1 kHz offset		-77		dBc/Hz
at 10 KHz offset		-108	-103	dBc/Hz
at 100 KHz offset		-131	-125	dBc/Hz
at 1000 kHz offset		-150	-145	dBc/Hz
Integrated SSB Phase Noise		-39		dBc
Reference Spurious Suppression		-99		dBc
Comparison Spurious Suppression		-121		dBc
Non-Harm. Spurious Suppression		-90		dBc
Harmonic Suppression		-23		dBc
Supply voltage VCO		5		V
Supply voltage PLL		3.3		V
Supply current VCO		31	40	mA
Supply current PLL		4	12	mA
Reference In (External) Frequency		30		MHz
Reference In (External) Amplitude		1		Vp-p
Reference In (External) Impedance		100		kΩ
Reference In (External) Ph. N @ 1kHz		-145		dBc/Hz
Input Logic Levels Logic high	2.64		3.3	V
Input Logic Levels Logic Low			0.66	
Digital Lock Detect Locked	2.9		3.3	V
Digital Lock Detect Unlocked			0.4	
Frequency Synthesizer PLL	LMX2326			

ABSOLUTE MAXIMUM RATINGS	
Operating Temperature	-45°C to 85°C
Storage Temperature	-55°C to 100°C
VCO Supply Voltage	6V
PLL Supply Voltage	4.3V
Reference Frequency voltage	5.8Vp-p
Data, Clock & LE levels	3.6V

Power On sequence: Vcc VCO followed by Vcc PLL
Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS			
RF OUT	7	**CLOCK**	10
VCC VCO	5	**DATA**	11
VCC PLL	1	**LATCH ENABLE**	12
REF IN	3	**GROUND**	2,4,6,8,13,14
LOCK DETECT	9		