Engineering Development Model

Frequency Synthesizer

KSN-EDR8380

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: DK801

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	550		600	MHz		
Step size		20		kHz		
Settling Time Within ±1kHz		13		msec		
Output Power	-4	0	+4	₫₿m		
Phase Noise at 100 Hz at 1 kHz		-69 -77		dBc/Hz dBc/Hz		
at 10 KHz at 100 KHz at 1000 KHz	offset	-108 -131 -150	-103 -125 -145	dBc/Hz dBc/Hz dBc/Hz		
Integrated SSB Phase Noise	• • •	-39		dBc		
Reference Spurious Suppression	111	-99	. 7	dBc		
Comparison Spurious Suppression		-121		dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Harmonic Suppression		-23		dBc		
Supply voltage VCO PLL		5 3.3		V V		
Supply current VCO PLL	3, 71,	31 4	40 12	mA mA		
Reference In Amplitude	, 40	30 1		MHz Vp-p		
(External) Impedance Ph. N @ 1kHz		100 -145		kΩ dBc/Hz		
Input Logic Logic high Logic Low	2.64		3.3 0.66	V		
Digital Lock Locked Detect Unlocked	2.9		3.3 0.4	V		
Frequency Synthesizer PLL		LMX2326				

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	4.3V			
Reference Frequency voltage	5.8Vp-p			
Data, Clock & LE levels	3.6V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS				
RF OUT	7	CLOCK	10	
VCC VCO	5	DATA	11	
VCC PLL	1	LATCH ENABLE	12	
REF IN	3	GROUND	2,4,6,8,13,14	
LOCK DETECT	9			