Engineering Development Model

Frequency Synthesizer

KSN-EDR8493/3

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



CASE STYLE: DK801

Please click "Back", and then click "Contact Us" for Applications support.

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C									
arameter		Min.	Тур.	Max.	Units				
equency		1860		2060	MHz				

Parameter	Min.	Тур.	Max.	Units
Frequency	1860		2060	MHz
Step size		50		kHz
Settling Time Within ±1kHz		13		msec
Output Power	-3	+1	+5	₫₿m
Phase Noise				
at 100 Hz offset	t	-78		dBc/Hz
at 1 kHz offset	t	-85		dBc/Hz
at 10 KHz offset	t	-96	-90	dBc/Hz
at 100 KHz offset	t 🦪	-127	-121	dBc/Hz
at 1000 kHz offset		-148	-142	dBc/Hz
Integrated SSB Phase Noise		-48		dBc
Reference Spurious Suppression		-104		dBc
Comparison Spurious Suppression		-106		dBc
0.5 Step size Spurious Suppression	40.5	-93		dBc
Non-Harm. Spurious Suppression		-90		dBc
Harmonic Suppression		-28		dBc
Supply voltage VCO PLL		5 3.3		V V
VCO		45	53	mA
Supply current PLL	.10	14	23	mA
Frequency	. 4	30		MHz
Reference In Amplitude		1		Vp-p
(External) Impedance		100		kΩ
Ph. N @ 1kHz		-145		dBc/Hz
Input Logic Logic high	1.4		3.3	V
Levels Logic Low			0.6	V
Digital Lock Locked	1.4		3.3	V
Detect Unlocked			0.4	V
Frequency Synthesizer PLL	ADF4153			

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	4.3V			
Reference Frequency voltage	3.6Vp-p			
Data, Clock & LE levels	3.6V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS						
RF OUT	3	CLOCK	10			
VCC VCO	5	DATA	11			
VCC PLL	1	LATCH ENABLE	12			
REF IN	7	GROUND	2,4,6,8,13,14			
LOCK DETECT	9					