## Engineering Development Model

## **Frequency Synthesizer**

## KSN-EDR9014

## **Important Note**

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

**CASE STYLE: DK1042** 

ELECTRICAL SPECIFICATIONS 50Ω, over -5°C to +55°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	1462		1487	MHz		
Step size		250		kHz		
Settling Time Within ±1kHz		11		msec		
Output Power	+3	+6	+10	dBm		
Phase Noise	00 Hz offset	-85		dBc/Hz		
	1 kHz offset	94	-90	dBc/Hz		
	KHz offset	-108	-105	dBc/Hz		
	KHz offset	-133	-129	dBc/Hz		
	kHz offset	-154	-150	dBc/Hz		
Integrated SSB Phase Noise	A KITE OHOOL	-55	100	dBc		
Ref & Comp Spurious Suppression	n	-90		dBc		
0.5 Step size Spurious Suppression	on 💮	106		dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Harmonic Suppression		-37	-30	dBc		
Supply voltage PL		5 3	•	V V		
Supply current VC		60	68	mA		
PL	LA	16	24	mA		
Freque		25		MHz		
Reference In Ampli		1		Vp-p		
(External) Imped		100		kΩ		
Ph. N @		-145		dBc/Hz		
Input Logic Logic			3	V		
Levels Logic			0.6	<u> </u>		
Digital Lock Lock			3	V		
Detect Unloc	ked		0.4	<u> </u>		
Frequency Synthesizer PLL		ADF4153				

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	4V			
Reference Frequency voltage	3.6Vp-p			
Data, Clock & LE levels	3.3V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS				
RF OUT	7	CLOCK	10	
VCC VCO	5	DATA	11	
VCC PLL	1	LATCH ENABLE	12	
REF IN	3	GROUND	2,4,6,8,13,14	
LOCK DETECT	9			