Engineering Development Model

Frequency Synthesizer

KSN-EDR9230/1

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE	E QTVI	F .	DK1	042

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C					
Parameter		Min.	Тур.	Max.	Units
Frequency		3244		3444	MHz
Step size		70	250		kHz
Settling Time Withir	n ±1kHz		40		msec
Output Power		-3	+1	+5	dBm
Phase Noise	at 100 Hz offset at 1 kHz offset at 10 KHz offset		-79 -87 -92	-87	dBc/Hz dBc/Hz dBc/Hz
	at 100 KHz offset at 1000 kHz offset		-118 -138	-113 -134	dBc/Hz dBc/Hz
Integrated SSB Phase Noise			-47		dBc
Ref & Comp Spurious Suppression			-96		dBc
0.5 Step size Spurious Suppression			-106		dBc
Non-Harm. Spurious Suppression			-90	•	dBc
Harmonic Suppression			-34		dBc
Supply voltage	VCO PLL		5		V V
Supply current	VCO PLL	40	53 21	61 29	mA mA
Reference In (External)	Frequency Amplitude Impedance Ph. N @ 1kHz		30 1 100 -145		MHz Vp-p kΩ dBc/Hz
Input Logic Levels	Logic high Logic Low	1.4		3 0.6	V
Digital Lock Detect	Locked Unlocked	14		3 0.4	V
Frequency Synthesizer PLL		ADF4153			

ABSOLUTE MAXIMUM RATINGS					
Operating Temperature	-45°C to 85°C				
Storage Temperature	-55°C to 100°C				
VCO Supply Voltage	6V				
PLL Supply Voltage	4V				
Reference Frequency voltage	3.6Vp-p				
Data, Clock & LE levels	3.3V				

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	7	CLOCK	10		
VCC VCO	5	DATA	11		
VCC PLL	1	LATCH ENABLE	12		
REF IN	3	GROUND	2,4,6,8,13,14		
LOCK DETECT	9				