## Engineering Development Model

## **Frequency Synthesizer**

## KSN-EDR9542

## **Important Note**

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: DK1042

| ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C |                    |         |      |          |          |  |  |
|--|--------------------|---------|------|----------|----------|--|--|
| Parameter  |                    | Min.    | Тур. | Max.     | Units    |  |  |
| Frequency  |                    | 2107    |      | 2127     | MHz      |  |  |
| Step size  |                    | X       | 125  |          | kHz      |  |  |
| Settling Time Within ±1kHz                         |                    |         | 16   |          | msec     |  |  |
| Output Power                                       |                    | -1      | +3   | +6       | dBm      |  |  |
| Phase Noise  | 7/                 |         |      |          |          |  |  |
|  | at 100 Hz offset   |         | -59  |          | dBc/Hz   |  |  |
|  | at 1 kHz offset    |         | -75  | -70      | dBc/Hz   |  |  |
|  | at 10 KHz offset   |         | -106 | -102     | dBc/Hz   |  |  |
|  | at 100 KHz offset  |         | -129 | -124     | dBc/Hz   |  |  |
|  | at 1000 kHz offset |         | -150 | -144     | dBc/Hz   |  |  |
| Integrated SSB Phase Noise                         |                    |         | -31  |          | dBc      |  |  |
| Comparison Spurious Suppression                    |                    |         | -123 |          | dBc      |  |  |
| Non-Harm. Spurious Suppression                     |                    |         | -90  |          | dBc      |  |  |
| Harmonic Suppression                               |                    |         | -27  | -21      | dBc      |  |  |
| Supply voltage                                     | VCO                |         | 5    |          |          |  |  |
| Supply current                                     | VCO<br>PLL         |         | 28   | 36<br>15 | mA<br>mA |  |  |
|  | Frequency          | 40      | 20   | 13       | MHz      |  |  |
| Reference In                                       | Amplitude          |         | 1    |          | Vp-p     |  |  |
| (External)   | Impedance          |         | 100  |          | kΩ       |  |  |
| (=2000000  | Ph. N @ 1kHz       |         | -145 |          | dBc/Hz   |  |  |
| Input Logic  | Logic high         | 2.64    |      | 3.3      |          |  |  |
| Levels   | Logic Low          |         |      | 0.66     | V        |  |  |
| Digital Lock                                       | Locked             | 2.9     |      | 3.3      |          |  |  |
| Detect   | Unlocked           |         |      | 0.4      | V        |  |  |
| Frequency Synthesizer PLL                          |                    | ADF4118 |      |          |          |  |  |
|  |                    |         |      |          |          |  |  |

| ABSOLUTE MAXIMUM RATINGS    |                |  |  |  |  |
|-----------------------------|----------------|--|--|--|--|
| Operating Temperature       | -45°C to 85°C  |  |  |  |  |
| Storage Temperature         | -55°C to 100°C |  |  |  |  |
| VCO Supply Voltage          | 6V             |  |  |  |  |
| PLL Supply Voltage          | 4.3V           |  |  |  |  |
| Reference Frequency voltage | 5.8Vp-p        |  |  |  |  |
| Data, Clock & LE levels     | 3.6V           |  |  |  |  |

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

| PIN CONNECTIONS |   |              |               |  |  |
|-----------------|---|--------------|---------------|--|--|
| RF OUT          | 7 | CLOCK        | 10            |  |  |
| VCC VCO         | 5 | DATA         | 11            |  |  |
| VCC PLL         | 1 | LATCH ENABLE | 12            |  |  |
| REF IN          | 3 | GROUND       | 2,4,6,8,13,14 |  |  |
| LOCK DETECT     | 9 |              |               |  |  |