Engineering Development Model

Frequency Synthesizer

KSN-EDR9543

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: DK1042

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	2011		2031	MHz		
Step size	4 2	125		kHz		
Settling Time Within ±1kHz		18		msec		
Output Power	0	+4	+7	d Bm		
Phase Noise at 100 Hz off at 1 kHz off	set	-61 -78		dBc/Hz dBc/Hz		
at 10 KHz off at 100 KHz off at 1000 kHz off	set	-107 -130 -150	-101 -124 -145	dBc/Hz dBc/Hz dBc/Hz		
Integrated SSB Phase Noise		-30		dBc		
Reference Spurious Suppression		-103		dBc		
Comparison Spurious Suppression		-123		dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Harmonic Suppression		-39		dBc		
Supply voltage VCO PLL		5. 3.3		V V		
Supply current VCO PLL		48	56 16	mA mA		
Frequency Reference In Amplitude (External) Impedance Ph. N @ 1kHz	140	20 1 100 -145		MHz Vp-p kΩ dBc/Hz		
Input Logic Logic high Levels Logic Low	2.64		3.3 0.66	V		
Digital Lock Locked Detect Unlocked	2.9		3.3 0.4	V		
Frequency Synthesizer PLL ADF4118						

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	4.3V			
Reference Frequency voltage	5.8Vp-p			
Data, Clock & LE levels	3.6V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS				
RF OUT	3	CLOCK	10	
VCC VCO	5	DATA	11	
VCC PLL	1	LATCH ENABLE	12	
REF IN	7	GROUND	2,4,6,8,13,14	
LOCK DETECT	9			