Engineering Development Model

Frequency Synthesizer

KSN-RDF1265

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: DK1042

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C					
Parameter		Min.	Тур.	Max.	Units
Frequency		1747		1807	MHz
Step size			100		kHz
Settling Time Wit	hin ±1kHz		2		msec
Output Power		-1	+2	+6	dBm
Phase Noise					
	at 100 Hz offset		-80		dBc/Hz
	at 1 kHz offset		-74	-70	dBc/Hz
	at 10 KHz offset		-96	-91	dBc/Hz
	at 100 KHz offset		-74	-115	dBc/Hz
	at 1000 kHz offset		-147	-142	dBc/Hz
Integrated SSB Phase No	oise		-40		dBc
Reference Spurious Suppression			-102		dBc
Comparison Spurious Suppression			-121		dBc
Non-Harm. Spurious Suppression			-90		dBc
Harmonic Suppression			-44	-36	dBc
Supply voltage	VCO		5		V
	PLL		5		V
Supply current	VCO		26	34	mA
	PLL		8	16	mA
	Frequency		10		MHz
Reference In	Amplitude		1		Vp-p
(External)	Impedance		100		kΩ
	Ph. N @ 1kHz		-145		dBc/Hz
Input Logic	Logic high	4		5	V
Levels	Logic Low			1	v
Digital Lock	Locked	4.6		5	V
Detect	Unlocked			0.4	v
Frequency Synthesizer F	PLL		ADF41	18	

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	6V			
Reference Frequency voltage	5.8Vp-p			
Data, Clock & LE levels	5.3V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	3	CLOCK	10		
VCC VCO	5	DATA	11		
VCC PLL	1	LATCH ENABLE	12		
REF IN	7	GROUND	2,4,6,8,13,14		
LOCK DETECT	9				