

Power Amplifier

PMA5-83-2W-D+

50Ω 0.01 to 10 GHz 2 W P_{SAT}


THE BIG DEAL

- P1dB, Typ. +31 dBm
- P_{SΔT}, Typ. +33 dBm
- · Low Noise Figure, Typ. 3.5 dB
- · High OIP3, Typ. +43.5 dBm
- Supply Voltage +12 V, 400 mA

APPLICATIONS

- Test and Measurement Equipment
- Radar, EW, and ECM Defense Systems
- 5G Sub6, MIMO Wireless Infrastructure Systems
- Microwave Radio & VSAT

FUNCTIONAL DIAGRAM



SEE ORDERING INFORMATION ON THE LAST PAGE

PRODUCT OVERVIEW

The PMA5-83-2W-D+ is a GaAs MMIC Distributed Power Amplifier operating from 0.01 to 10 GHz. The amplifier provides 12 dB of gain, +33 dBm saturated output power, and achieves +43.5 dBm output IP3, while operating from a +12 V power supply and consuming 400 mA of current. In addition, the die is internally matched to 50 Ohms. These characteristics make it ideally suited for wideband test instrumentation and defense systems that require high operating output power, while maintaining very low distortion characteristics.

KEY FEATURES

Features	Advantages
High P1dB Typ. +31 dBm	Flat gain and output power make this device excellent for wideband systems from 0.01 to 10 GHz that require at least 1 W of operating power over the full band.
High OIP3 Typ. +43.5 dBm	High operating OIP3 and low 2nd and 3rd harmonic response provides for very low in-band distortion products, which is typically needed for high fidelity measurement systems.
Low Noise Figure Typ. 3.5 dB	High operating output power accompanied with low noise figure enables a significant signal to noise ratio advantage for systems requiring high dynamic range.
Unpackaged Die	Suitable for chip and wire hybrid assemblies.



MMIC DIE Power Amplifier PMA5-83-2W-D+

0.01 to 10 GHz 2 W P_{SAT} 50Ω

ELECTRICAL SPECIFICATIONS 1 AT +25 $^{\circ}$ C, V_{DD} = +12 V, UNLESS NOTED OTHERWISE

Parameter	Frequency (GHz)	Min.	Тур.	Max.	Units
Frequency Range		0.05		10	GHz
	0.05		18.0		
	2		13.2		
Gain	4		13.1		4D
Gain	6		13.0		dB
	8		12.6		
	10		12.0		
	0.5		+29.6		
	2		+31.0		
Output Daylor at 1 dD Communicat (D1 dD)	4		+31.6		-ID
Output Power at 1 dB Compression (P1dB)	6		+31.3		dBm
	8		+30.9		
	10		+30.7		
	0.5		+30.9		
	2		+32.5		
O 1 - 1 D 1 2 1D C (D2 1D)	4		+33.3		J.D.
Output Power at 3 dB Compression (P3dB)	6		+33.3		dBm
	8		+33.3		
	10		+32.8		
	0.5		+31.9		
	2		+33.1		
0	4		+33.7		
Output Power at Saturation (P _{SAT}) ²	6		+33.6		dBm
	8		+33.5		
	10		+32.9		
	1		+46.0		
	2		+44.5		
0 + +T +0 + + + + + (D + +0 + D + T + + + + + + + + + + + + + + + + +	4		+43.9		l l l
Output Third-Order Intercept ($P_{OUT} = +20 \text{ dBm/Tone}$)	6		+42.1		dBm
	8		+40.4		
	10		+37.8		
	0.05		20		
	2		12		
Level Deliver Leve	4		20		JD.
Input Return Loss	6		20		dB
	8		15		
	10		17		
	0.05		11		
	2		14		
Outrout Data and Lane	4		12		15
Output Return Loss	6		14		dB
	8		14		
	10		15		



Power Amplifier

PMA5-83-2W-D+

 50Ω 0.01 to 10 GHz 2 W P_{SAT}

ELECTRICAL SPECIFICATIONS¹ AT +25°C, V_{DD} = +12 V, UNLESS NOTED OTHERWISE (CONTINUED)

Parameter	Frequency (GHz)	Min.	Тур.	Max.	Units
	0.05		73		
	2		48		
Isolation	4		41		dB
Isolation	6		38		аь
	8		35		
	10		33		
	0.5		6.8		
	2		3.7		dB
Noise Figure ³	4		2.8		
Noise rigule	6		2.9		
	8		3.3		
	10		4.1		
Device OperatingVoltage (V _{DD})			+12	+16	V
Device Operating Current (I _{DD}) ⁴			400		mA
Gate Voltage (V _{G1})			-0.8		V
Gate Current (I _{G1})			15	4,000	μΑ
Gate Voltage (V _{G2})			+5		V
Gate Current (I _{G2})			15	4,000	μΑ
DC Current Variation vs. Temperature⁵			11		μA/°C

^{1.} Tested on Mini-Circuits Die Characterization Test Board. See Figure 2. De-embedded to the device reference plane.

^{2.} P_{SAT} defined as when the Output Power changes 0.1 dB per 1 dB change in Input Power.

^{3.} Noise Figure performance taken from packaged version of amplifier, PMA5-83-2W+.

^{4.} Current at P_{IN} = -25 dBm. Increases to 650 mA at P1dB.

^{5. (}Current at +85°C - Current at -45°C)/(130°C). VGS held constant over temperature.


Power Amplifier


PMA5-83-2W-D+


 50Ω 0.01 to 10 GHz 2 W P_{SAT}


TYPICAL PERFORMANCE GRAPHS


For additional performance graphs, please see the PMA5-83-2W+ datasheet.
















Power Amplifier

PMA5-83-2W-D+

 50Ω 0.01 to 10 GHz 2 W P_{SAT}

TYPICAL PERFORMANCE GRAPHS





3. Noise Figure performance taken from packaged version of amplifier, PMA5-83-2W+.

Power Amplifier

PMA5-83-2W-D+

 50Ω 0.01 to 10 GHz 2 W P_{SAT}

ABSOLUTE MAXIMUM RATINGS⁶

Parameter	Ratings
Operating Temperature ⁷	-45°C to +85°C
Storage Temperature (for Die) ⁸	-65°C to +150°C
Junction Temperature ⁹	+175°C
Total Power Dissipation	10 W
Input Power (CW), V _{DD} =+12 V	+31 dBm
DC Voltage at RF-OUT + V _{DD}	+16.5 V
Gate Voltage at V _{G1}	-0.2 V
Gate Voltage at V _{G2}	+7.5 V
DC Gate Current at V _{G1} (I _{G1})	4.5 mA
DC Gate Current at V _{G2} (I _{G2})	4.5 mA

Permanent damage may occur if these limits are exceeded. Maximum ratings are not intended for continuous normal operation.

THERMAL RESISTANCE

Parameter	Ratings
Thermal Resistance $(\Theta_{jc})^{10}$	6°C/W

10.0_{ic}= (Hot Spot Temperature on Die - Temperature at Ground Lead)/Dissipated Power

ESD RATING¹¹

200 Kittiita					
	Class	Voltage Range	Reference Standard		
НВМ	1A	250 V to < 500 V	ANSI/ESDA/JEDEC JS-001-2017		
CDM	C2	500 V to < 1000 V	JESD22-C101F		



ESD HANDLING PRECAUTION: This device is designed to be Class 1A for HBM. Static charges may easily produce potentials higher than this with improper handling and can discharge into DUT and damage it. As a preventive measure Industry standard ESD handling precautions should be used at all times to protect the device from ESD damage.

11. Tested in 5x5 mm 32-Lead QFN-Style Package



^{7.} Bottom of Die

^{8.} For die shipped in Gel-Pak see ENV-80 (limited by packaging)

^{9.} Peak temperature on top of Die.

Power Amplifier

PMA5-83-2W-D+

 50Ω 0.01 to 10 GHz 2 W P_{SAT}

FUNCTIONAL DIAGRAM




Figure 1. PMA5-83-2W-D+ Functional Diagram

PAD DESCRIPTION

Function	Pad Number	Description (Refer to Figure 1)
RF-IN	3	RF-IN Pad connects to RF Input port.
RF-OUT + V _{DD}	10	RF-OUT Pad connects to RF Output and V_{DD} port
V _{G1}	6	Gate 1 control voltage.
V _{G2}	2	Gate 2 control voltage.
DTC ₁	12	Drain Low Frequency Termination Capacitor (AC GND)
DTC ₂	11	Drain Low Frequency Termination Capacitor (AC GND)
GTC₁	7	Gate Low Frequency Termination Capacitor (AC GND)
GTC ₂	8	Gate Low Frequency Termination Capacitor (AC GND)
GND	1, 4, 5, 9, & Bottom of Die	Connects to ground.

DIE OUTLINE: inches [mm], Typical




Figure 2. PMA5-83-2W-D+ Outline Drawing.

DIMENSIONS: inches [mm], Typical

Die Size	0.1338 x 0.0964 [3.400 x 2.450]
Die Thickness	0.0040 [0.100]
Bond Pad Sizes:	
Pads 1, 4, 5, 9	0.0035 x 0.0035 [0.09 x 0.09]
Pads 2, 6, 7, 8. 11, 12	0.0039 x 0.0039 [0.1 x 0.1]
Pads 3, 10	0.0035 x 0.0079 [0.09 x 0.2]
Plating (Pads & Bottom of Die)	Gold



Power Amplifier

PMA5-83-2W-D+

0.01 to 10 GHz 2 W P_{SAT} 50Ω

CHARACTERIZATION BOARD




Figure 3. Die Characterization Board

Electrical Parameters and Conditions

Gain, Return Loss, Output Power at 1 dB Compression (P1dB), Output IP3 (OIP3), and Noise Figure measured using N5247B PNA-X Microwave Network Analyzer. Device bias voltage V_{DD} supplied by external Bias-Tee.

Gain and Return Loss: P_{IN}= -25 dBm

Output IP3 (OIP3): Two tones, spaced 1 MHz apart, +20 dBm/tone at output.

Power ON/Power OFF Sequence

Caution: Permanent damage to the device will occur if the Power ON and Power **OFF Sequences**

Power ON:

1. Set V_{G1} = -2 V and Turn ON. 2. Set V_{G2} = +5 V and Turn ON. 3.Set V_{DD} = +12 V and Turn ON.

4. Increase V_{G1} to desired I_{DD} . 5. Turn ON RF Signal.

Power OFF:

1. Turn OFF RF Signal. 2. Decrease V_{G1} to -2 V. 3. Turn OFF V_{DD} .

4. Turn OFF V_{G2}.

5. Turn OFF V_{G1}.

Component	Value	Size	Part Number	Manufacturer
C1, C2, C3, C4	4.7 μF	1206	12063C475KAT2A	AVX CORPORATION
C5	100 pF	0.022x0.022	MA4M3100	MACOM
C6	100 pF	0402	GCM1555C1H101JA16D	MURATA
C7, C8, C9, C10	1000 pF	0402	GCM155R71H102KA37D	MURATA

Power Amplifier

PMA5-83-2W-D+

50Ω 0.01 to 10 GHz 2 W P_{SAT}

ASSEMBLY DIAGRAM




Figure 4. PMA5-83-2W-D+ Assembly Diagram

Refer to the table in Figure 2 for more details on the passive components.

- Bond wire diameter: 1 mil
- Bond wire lengths from Die Pad to PCB at RF-IN & RF-OUT ports: 22 ± 2 mils
- Typical Gap from Die edge to launcher edge: 10 mils
- PCB thickness and material: 8 mil RO4003C (Thickness: 1 oz copper on each side).

ASSEMBLY AND HANDLING PROCEDURE

1. Storage

Die should be stored in a dry nitrogen purged desiccator or equivalent.

2.

ESD Precautions

MMIC pHEMT amplifier die are susceptible to electrostatic and mechanical damage. Die are supplied in anti-static protected material, which should be opened only in clean room conditions at an appropriately grounded anti-static workstation.

3. Die Handling and Attachment

Devices require careful handling using tools appropriate for manipulating semiconductor chips. It is recommended to handle the chips along the edges with a custom designed collet. The surface of the chips have exposed air bridges and should not be touched with a vacuum collet, tweezers or fingers. The die mounting surface must be clean and flat. Using conductive silver-filled epoxy, apply sufficient adhesive to meet the required bond line thickness, fillet height and coverage around the total periphery of the device. The recommended epoxy is ATROX 800HT5 or equivalent. Parts should be cured in a nitrogen-filled atmosphere per manufacturer's recommended cure profile.

4. Wire Bonding

Openings in the surface passivation above the gold bond pads are provided to allow wire bonding to the die. Thermosonic bonding is recommended with minimized ultrasonic content. Bond force, time, ultrasonic power and temperature are all critical parameters. The suggested interconnect is pure gold, 1 mil diameter wire. Bonds are recommended to be made from the bond pads on the die to the package or substrate. All bond wire length and bond wire height should be kept as short as possible, unless specified by design, to minimize performance degradation due to undesirable series inductance.



Power Amplifier

PMA5-83-2W-D+

50Ω 0.01 to 10 GHz 2 W P_{SAT}

ADDITIONAL DETAILED INFORMATION IS AVAILABLE ON OUR DASHBOARD CLICK HERE

	Data		
Performance Data & Graphs	Graphs		
	S-Parameter (S2P Files) Data Set (.zip file)		
Case Style	Die		
RoHS Status	Compliant		
	Quantity, Package	Model No.	
	Gel - Pak: 5, 10, 50 KGD*	PMA5-83-2W-DG+	
Die Ordering and Packaging Information	Medium [†] , Partial wafer: KGD*<300	PMA5-83-2W-DP+	
	Full wafer [†]	PMA5-83-2W-DF+	
	[†] Available upon request contact sales representative. Refer to <u>AN-60-067</u>		
Die Marking	USAMP1 V1		
Environmental Ratings	ENV80		

^{*}Known Good Die ("KGD") means that the die in question have been subjected to Mini-Circuits DC test performance criteria and measurement instructions and that the parametric data of such die fall within a predefined range. While DC testing is not definitive, it does provide a higher degree of confidence that die are capable of meeting typical RF electrical parameters specified by Mini-Circuits.

Notes

- A. Performance and quality attributes and conditions not expressly stated in this specification document are intended to be excluded and do not form a part of this specification document.
- B. Electrical specifications and performance data contained in this specification document are based on Mini-Circuits' applicable established test performance criteria and measurement instructions.
- C. The parts covered by this specification document are subject to Mini-Circuits' standard limited warranty and terms and conditions (collectively, "Standard Terms"); Purchasers of this part are entitled to the rights and benefits contained there in. For a full statement of the standard. Terms and the exclusive rights and remedies thereunder, please visit Mini-Circuits' website at www.minicircuits.com/MCLStore/terms.jsp
- D. Mini-Circuits does not warrant the accuracy or completeness of the information, text, graphics and other items contained within this document and same are provided as an accommodation and on an As is basis, with all faults.
- E. Purchasers of this part are solely responsible for proper storing, handling, assembly and processing of known good die (KGD) (including, without limitation, proper ESD preventative measures, die preparation, die attach, wire bonding and related assembly and test activities), and Mini-Circuits assumes no responsibility therefor or for environmental effects on KGD.
- F. Mini-Circuits and the Mini-Circuits logo are registered trademarks of Scientific Components Corporation d/b/a Mini-Circuits. All other third-party trademarks are the property of their respective owners. A reference to any third-party trademark does not constitute or imply any endorsement, affiliation, sponsorship, or recommendation by any such third-party of Mini-Circuits or its products.

