Engineering Development Model

Frequency Synthesizer

SSN-EDR9433/1

Important Note

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

CASE STYLE: 99-01-769

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter		Min.	Тур.	Max.	Units	
Frequency		5900		6100	MHz	
Step size			500		kHz	
Settling Time Within ±1kHz			3		msec	
Output Power		-3	+2	+6	d Bm	
	at 100 Hz offset at 1 kHz offset		71 -68		dBc/Hz dBc/Hz	
at	t 10 KHz offset 100 KHz offset 1000 kHz offset		-78 -109 -1 <u>3</u> 0	-103	dBc/Hz dBc/Hz dBc/Hz	
Integrated SSB Phase Noise			-30		dBc	
Reference Spurious Suppression			-89		dBc	
Comparison Spurious Suppression			-99		dBc	
Non-Harm. Spurious Suppression			-90		dBc	
Harmonic Suppression	9		-22		dBc	
Supply voltage	VCO PLL		5 5		V V	
Supply current	VCO PLL		6 7 9	76 17	mA mA	
Reference In An (External) Imp	equency nplitude pedance N @ 1kHz	1	10 1 100 -145		MHz Vp-p kΩ dBc/Hz	
Levels Lo	gic high gic Low	4		5 1	V	
Detect Ur	ocked nlocked	4.6		5 0.4	V	
Frequency Synthesizer PLL		ADF4118				

ABSOLUTE MAXIMUM RATINGS					
Operating Temperature	-45°C to 85°C				
Storage Temperature	-55°C to 100°C				
VCO Supply Voltage	6V				
PLL Supply Voltage	6V				
Reference Frequency voltage	5.8Vp-p				
Data, Clock & LE levels	5.3V				

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	9	CLOCK	1		
VCC VCO	7	DATA	2		
VCC PLL	12	LATCH ENABLE	3		
REF IN	4	GROUND	5,6,8,10		
LOCK DETECT	11				