## Engineering Development Model

## **Frequency Synthesizer**

## SSN-EDR9434

## **Important Note**

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information.



Please click "Back", and then click "Contact Us" for Applications support.

**CASE STYLE: 99-01-796** 

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	3100		3100	MHz		
Step size		10000		kHz		
Settling Time Within ±1kHz		29		msec		
Output Power	-3	0	+4	dBm		
Phase Noise at 100 Hz off at 1 kHz off at 10 KHz off	set	-82 -97 -99	-94 -95	dBc/Hz dBc/Hz dBc/Hz		
at 100 KHz offe at 1000 kHz offe	set	-106 -138	-93 -102 -134	dBc/Hz dBc/Hz		
Integrated SSB Phase Noise		-50		dBc		
Reference Spurious Suppression		-104		dBc		
Comparison Spurious Suppression	40	-108		dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Harmonic Suppression	A	-24		dBc		
Supply voltage VCO PLL		5		V V		
Supply current VCO PLL		46	54 19	mA mA		
Reference In Amplitude (External) Impedance Ph. N @ 1kHz	130	20 1 100 -145		MHz Vp-p kΩ dBc/Hz		
Input Logic Logic high Levels Logic Low	1.4		3 0.6	V		
Digital Lock Locked  Detect Unlocked	2.6		3 0.4	V		
Frequency Synthesizer PLL ADF4106						

ABSOLUTE MAXIMUM RATINGS				
Operating Temperature	-45°C to 85°C			
Storage Temperature	-55°C to 100°C			
VCO Supply Voltage	6V			
PLL Supply Voltage	4V			
Reference Frequency voltage	3.6Vp-p			
Data, Clock & LE levels	3.3V			

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS				
RF OUT	7	CLOCK	10	
VCC VCO	5	DATA	11	
VCC PLL	1	LATCH ENABLE	12	
REF IN	3	GROUND	2,4,6,8,13,14	
LOCK DETECT	9			