

Ultra Low Noise, Medium Current


# E-PHEMT Transistor Die

TAV2-14LN-D+

50Ω 0.05 to 10 GHz

## The Big Deal

- Low Noise Figure, 0.6 dB typ. at 6 GHz, 2V
- High Gain, 16.4 dB typ. at 6 GHz, 4V
- High OIP3, +30.9 dBm typ. at 6 GHz, 4V
- High P1dB, 18.8 dBm typ. at 6 GHz, 4V



## Product Overview

Mini-Circuits' TAV2-14LN-D+ is a MMIC E-PHEMT\* transistor die with an operating frequency range from 0.05 to 10 GHz. This model combines high gain with extremely low noise figure, resulting in lower overall system noise. Low NF and IP3 performance make it an ideal choice for sensitive receivers in communications systems. This model requires external biasing and matching.

## Key Features

Feature	Advantages
Wideband, 0.05 to 10 GHz Usable to 12 GHz	A single device covers many wireless communications bands including cellular, ISM, GSM, WCDMA, WiMax, WLAN, 5G and more.
High IP3 vs. DC power consumption • +30.9 dBm at 6 GHz, 4V • +33.2 dBm at 12 GHz, 4V	The TAV2-14LN-D+ matches industry leading IP3 performance relative to device size and power consumption. Enhanced linearity over a broad frequency range makes the device ideal for use in: • Driver amplifiers for complex waveform up converter paths • Drivers in linearized transmit systems
Combines high gain (16.4 dB) with very low Noise Figure (0.7 dB)	The unique combination of high gain and low Noise Figure results in lower overall system noise.
Unpackaged Die	Enables the user to integrate the amplifier directly into hybrids

\* Enhancement mode Pseudomorphic High Electron Mobility Transistor.



# Ultra Low Noise, Medium Current E-PHEMT Transistor Die

## TAV2-14LN-D+

### Product Features


- Low Noise Figure, 0.6 dB typ. at 6 GHz, 2V,
- Gain, 16.4 dB typ. at 6 GHz, 4V
- High Output IP3, +30.9 dBm at 6 GHz, 4V
- Output Power at 1dB comp., +18.8 dBm at 6 GHz, 4V
- External biasing and matching required
- Usable to 12 GHz

### Typical Applications

- 5G
- Cellular
- ISM
- GSM
- WCDMA
- WiMax
- WLAN
- UNII and HIPERLAN

### General Description


Mini-Circuits' TAV2-14LN-D+ is a MMIC E-PHEMT\* transistor die with an operating frequency range from 0.05 to 10 GHz. This model combines high gain with extremely low noise figure, resulting in lower overall system noise. Low NF and IP3 performance make it an ideal choice for sensitive receivers in communications systems. This model requires external biasing and matching.



**+RoHS Compliant**  
The +Suffix identifies RoHS Compliance. See our web site for RoHS Compliance methodologies and qualifications


*Ordering Information: Refer to Last Page*

### Simplified Schematic and Pad description



Pad#	Description
1	GATE used for RF-IN
2,4 & bottom of die	SOURCE Terminal, connected to ground
3	DRAIN used for RF-OUT

### Bonding Pad Position



Dimensions in  $\mu\text{m}$ , Typical

L1	L2	L3	L4	H1	H2	H3	H4
87	200	313	400	97	200	303	400

Thickness	Die size	Pad Size 1 & 3	Pad size 2 & 4
100	400 x 400	75 x 75	301 x 69

Electrical Specifications at  $T_{AMB}=25^{\circ}\text{C}$ 

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
<b>DC Specifications</b>						
$V_{TH}$	Threshold Voltage	$V_{DS}=4\text{V}, I_{DS}=4\text{ mA}$		0.37		V
$I_{DSS}$	Saturated Drain Current	$V_{DS}=4\text{V}, V_{GS}=0\text{ V}$	—	2.0	—	$\mu\text{A}$
$G_M$	Transconductance	$V_{DS}=4\text{V}, G_m = \Delta I_{DS} / \Delta V_{GS}$ $\Delta V_{GS} = V_{GS2} - V_{GS1}$ $V_{GS2}=0.7\text{V}, V_{GS1}=0.6\text{V}$ $\Delta I_{DS} = (I_{DS} \text{ at } V_{GS2}) - (I_{DS} \text{ at } V_{GS1})$	—	192	—	mS
$I_{GSS}$	Gate leakage Current	$V_{GD}=V_{GS}=-3\text{V}$	—	1.0		$\mu\text{A}$

<b>RF &amp; DC Specifications, <math>Z_0=50\text{ Ohms}</math></b>						
Parameter	Condition (GHz)	$V_{DS} = 4\text{V}^1$ , $I_{DS} = 40\text{mA}$			$V_{DS} = 2\text{V}^1$	Units
		Min.	Typ.	Max.	$I_{DS} = 20\text{mA}$ Typ.	
Gain	0.05		23.4		22	dB
	6		16.4		15.9	
	8		13.9		13.3	
	10		11.8		11.3	
	12		10.2		10	
Input Return Loss	0.05		—		—	dB
	6		7		6	
	8		7		6	
	10		7		7	
	12		8		7	
Output Return Loss	0.05		5		5	dB
	6		13		13	
	8		20		17	
	10		20		17	
	12		19		16	
P1dB <sup>2</sup>	0.05		17.7		13.3	dBm
	6		18.8		13.1	
	8		19.1		13.4	
	10		19.4		13.5	
	12		19.1		13	
OIP3 Pout=5dBm/Tone	0.05		27.1		22.8	dBm
	6		30.9		24.9	
	8		31.6		25.9	
	10		33.0		28.5	
	12		33.2		29.0	
Noise Figure	0.05		2.5		0.7	dB
	6		0.7		0.6	
	8		0.7		0.6	
	10		0.8		0.7	
	12		1.0		0.8	
$I_{DS}$	DC		40		20	mA
$V_{GS}$	DC	0.44	0.65	0.72	0.58	V

1. Die is packaged in 2x2 mm, 6-lead MCLP package and soldered on TB-TAV2-14LN+. See Fig. 1

2. Drain current bias allowed to increase during compression measurement.

Absolute Maximum Ratings<sup>3</sup>


Symbol	Parameter	Max.	Units
$V_{DS}^4$	Drain-Source Voltage	5	V
$V_{GS}^4$	Gate-Source Voltage at $V_{DS}=4V$	-5 & 1	V
$I_{DS}^4$	Drain Current at $V_{DS}=4V$	65	mA
$I_{GS}$	Gate Current	15	$\mu A$
$P_{DISS}$	Total Dissipated Power	325	mW
$P_{IN}^5$	RF Input Power	18 (5-minute max.) 15 (continuous)	dBm
$T_{CH}$	Channel Temperature	150	$^{\circ}C$
$T_{OP}$	Operating Temperature	-40 to 85	$^{\circ}C$
$T_{STD}$	Storage Temperature	-65 to 150	$^{\circ}C$
$\theta_{JC}$	Thermal Resistance	170	$^{\circ}C/W$

3. Operation of this device above any one of these parameters may cause permanent damage.

4. Assumes DC quiescent conditions.

5.  $I_{GS}$  is limited to 15 $\mu A$  during test.

## Characterization Test Circuit




**Fig 1. Block Diagram of Test Circuit used for characterization. (DUT is soldered on Mini-Circuits Test Board TB-TAV2-14LN+)** Gain, Output power at 1dB compression (P1dB), Noise Figure and output IP3 (OIP3) are measured using Agilent's Microwave Network Analyzer N5242A PNA-X.

## Conditions:

1. Drain voltage (with reference to source,  $V_{DS}$ )= 2V&4V as shown.
2. Gate Voltage (with reference to source,  $V_{GS}$ ) is set to obtain desired Drain-Source current ( $I_{DS}$ ) as shown in graphs or specification table.
3. Gain: Pin= -25dBm
4. Output IP3 (OIP3): Two tones, spaced 1 MHz apart, 5 dBm/tone at output.
5. No external matching components used.

## Assembly Diagram



## Assembly and Handling Procedure

1. Storage  
Dice should be stored in a dry nitrogen purged desiccators or equivalent.
2. ESD  
MMIC E-PHEMT transistor dice are susceptible to electrostatic and mechanical damage. Die are supplied in antistatic protected material, which should be opened in clean room conditions at an appropriately grounded anti-static workstation. Devices need careful handling using correctly designed collets, vacuum pickup tips or sharp antistatic tweezers to deter ESD damage to dice.
3. Die Attach  
The die mounting surface must be clean and flat. Using conductive silver filled epoxy, recommended epoxies are DieMat DM6030HK-PT/H579 or Ablestik 84-1LMISR4. Apply sufficient epoxy to meet required epoxy bond line thickness, epoxy fillet height and epoxy coverage around total die periphery. Parts shall be cured in a nitrogen filled atmosphere per manufacturer's cure condition. It is recommended to use antistatic die pick up tools only.
4. Wire Bonding  
Bond pad openings in the surface passivation above the bond pads are provided to allow wire bonding to the dice gold bond pads. Thermosonic bonding is used with minimized ultrasonic content. Bond force, time, ultrasonic power and temperature are all critical parameters. Suggested wire is pure gold, 1 mil diameter. Bonds must be made from the bond pads on the die to the package or substrate. All bond wires should be kept as short as low as reasonable to minimize performance degradation due to undesirable series inductance.

