## Engineering Development Model

## **Frequency Synthesizer**

## **Important Note**

This model has been designed, built and tested in our engineering department. Performance data represents model capability. At present it is a non-catalog model. On request, we can supply a final specification sheet, part number and price/delivery information

Please click "Back", and then click "Contact Us" for Applications support.

## TSN-EDR10936/2



**CASE STYLE: 99-01-1777** 

ELECTRICAL SPECIFICATIONS 50Ω, over -45°C to +85°C						
Parameter	Min.	Тур.	Max.	Units		
Frequency	2250		2560	MHz		
Step size		10000		kHz		
Settling Time Within ±1kHz		480		μsec		
Output Power	+9	+13	+17	<b>⊘</b> d <b>B</b> m		
Phase Noise at 100 Hz o at 1 kHz o	ffset	-87 -96		dBc/Hz dBc/Hz		
at 10 KHz o at 100 KHz o at 1 <mark>000</mark> kHz o	ffset	-97 -120 -145	-139	dBc/Hz dBc/Hz dBc/Hz		
Integrated SSB Phase Noise		-53		dBc		
Ref & Comp Spurious Suppression		-104		dBc		
Non-Harm. Spurious Suppression		-90		dBc		
Harmonic Suppression		-30		dBc		
Supply voltage VCO	08	5 3		V V		
Supply current PLL		57 11	68 19	mA mA		
Reference In (External) Frequency Amplitude Impedance Ph. N @ 1kHz	400	10 1 100 -145		MHz Vp-p kΩ dBc/Hz		
Input Logic Logic high Levels Logic Low	1.4		3 0.6	V		
Digital Lock Detect Unlocked	2.6		3 0.4	V		
Frequency Synthesizer PLL ADF4106						

ABSOLUTE MAXIMUM RATINGS					
Operating Temperature	-45°C to 85°C				
Storage Temperature	-55°C to 100°C				
VCO Supply Voltage	6V				
PLL Supply Voltage	4V				
Reference Frequency voltage	3.6Vp-p				
Data, Clock & LE levels	3.3V				

Power On sequence: Vcc VCO followed by Vcc PLL Power Off sequence: Vcc PLL followed by Vcc VCO

PIN CONNECTIONS					
RF OUT	13	CLOCK	2		
VCC VCO	14	DATA	3		
VCC PLL	15	LOAD ENABLE	4		
REF IN	16	GROUND	6-12,17-22		
LOCK DETECT	1				